DLD

Counter

counter is used to count pulses & it can be used as freq divider

counter
- up counter
- down counter

[0,1,2,3, ... n-1] [n-1, n-2, ... 3, 2, 1, 0]

classification of counter
- synchronous counter
- asynchronous counter ⇒ all FF are not triggered at clk.

all memory elements (flip flops) are connected with the same clock

n bit Counter

n=1	0, 1 (2 FF)
n=2	0, 1, 2, 3 (2 FF)
n=3	0, 1, 2, ... , 7 (3 FF)
n=N	0 to $(2^n - 1)$

3 bit counter

state 000 → 0
state 001 → 1
0 1 0 → 2
0 1 1 → 3
1 0 0 → 4
1 0 1 → 5
1 1 0 → 6
1 1 1 → 7

up counter

down counter



- each clock pulse will make the state change.

3 bit Sync Counter by T Flip Flop

Steps :

1. Identify number of bits & flip flop
2. Write excitation table of that FF
   ↳ will be given
3. Make state diagram & state table
4. Solve boolean expression (with kMap)
5. Make ckt diagram

① n=3, FF = T Flip Flop

② current state | next state | input

Q_{n2}	Q_{n+1}	T
0	0	0
0	1	1
1	0	1
1	1	0

③ State diagram



State Table

current $Q_2\ Q_1\ Q_0$	next $Q_2^+\ Q_1^+\ Q_0^+$	T_2	T_1	T_0
0 0 0	0 0 1	0	0	1
0 0 1	0 1 0	0	1	1
0 1 0	0 1 1	0	0	1
0 1 1	1 0 0	1	1	1
1 0 0	1 0 1	0	0	1
1 0 1	1 1 0	0	1	1
1 1 0	1 1 1	0	0	1
1 1 1	0 0 0	1	1	1

④ Find Boolean Expression

T_2

$T_2 = Q_1 Q_0$

T_1

$T_1 = Q_0$

T_0

$T_0 = 1$

⑤ ckt diagram